

DFN / SC70-6L 蓋印規範

Marking Specification for

DFN / SC70-6L

PC1-02-034

Rev. A
April, 2008

文件變更歷程表 Revision History

| Rev. 版本 | Initiated 制訂者 | Approval Date 核准日期 | Description 制定 / 修改內容 | | Page 頁碼 | Reviewed 審核者 |
|----------|-------------------|--------------------|------------------------------------|--------------------------|------------|------------------|
| | | | Changed Reason 變更原因 | Change Summarized 變更內容摘要 | | |
| A | Gerry Weng | 2008/4/29 | To fulfill ISO requirements | New initiation | All | Peter Yeh |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

審核 Signatures Required For Approval

| Title / Name 職位 / 名稱 | Approved 審核通過 | Rejected (with Reason) 審核退回之原因 | Date 日期 |
|---------------------------------|---------------|--------------------------------|-----------|
| Production Manager Peter Yeh | V | | 2008/4/28 |
| QA Director PS Yen | V | | 2008/4/28 |
| Operation Div. VP Simon Leu | V | | 2008/4/29 |

分發單位 Distribution

| | | | |
|---|---|---|---|
| <input checked="" type="checkbox"/> President | <input checked="" type="checkbox"/> Sales | <input checked="" type="checkbox"/> Marketing | <input checked="" type="checkbox"/> R&D |
| <input type="checkbox"/> G&A / Finance | <input checked="" type="checkbox"/> Operation | <input checked="" type="checkbox"/> QA | <input type="checkbox"/> |
| <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

1 目的 Purpose :

- 1.1 To provide subcontractor instructions for the marking of PhaseLink product TYPES.
- 1.2 In order to ensure consistent presentation of the PhaseLink image, products will adhere to this specification with the exception of specific customer requirements
- 1.3 The following aspects are covered in this specification: marking content, marking location, letter type, abbreviations, customized marking, visual appearance, repair and resistance to stresses

2 範圍與職責 Scope and Responsibility :

2.1 Scope 範圍 :

- 2.1.1 This specification is applicable to all marked integrated circuits for the DFN and SC70-6L packages.
- 2.1.2 This specification is applicable to all PhaseLink and/or subcontracted assembly and test centers which do product marking of PhaseLink products.

2.2 Responsibility 職責 :

- 2.2.1 Production department: Responsible for definition of marking rules, creation and maintenance of marking specifications and distribution to all subcontractors °

3 Applicable Document 應用文件 :

NA

4 Definition 名詞定義 :

- 4.1 Order Number: Product Number used for customer ordering.
- 4.2 Mark Number: Product Number used for marking.


5 流程圖 Flowchart

NA

6 Work Instruction 作業說明：

6.1 General marking format:

Front side marking: PL611 – BB – X X X C D - EE



6.1.1 Line 1:

6.1.1.1 XXX : ID code (3 digits, the detail please refer to appendix 7.1)

6.1.2 Line 2:

6.1.2.1 LLL : The last three digits of Production Lot No. (3 digits, the detail please refer to appendix 7.2)

6.1.3 ● : Pin 1 identification dot (the dimension of pin 1 dot is 10 +/- 2 mils, and the color is white color, the distance between dot and package body edge is 10 ± 5 mils)

7 Appendix 附錄 :

7.1 ID Code:

| Code | Purpose |
|---------|------------------|
| 001~Z99 | programming code |

7.2 Production lot number:

7.2.1 Total five digits.

7.2.2 1st digit: Foundry code

7.2.3 2nd digit: Subcontractor code.

7.2.4 3rd to 5th digits: series number such as 001 ~ Z99

7.3 Wafer Foundry code:

| Code | Subcontractor |
|------|---------------|
| A | Chartered |
| B | UMC |

7.4 Assembly Subcontractor code:

| Code | Subcontractor |
|------|---------------|
| A | CET |
| O | TICP |
| Q | Sigurd |
| S | TMC |
| T | Greatek |
| U | Unisem |
| W | YTEC |