

1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock



FEATURES

- Advanced PLL design for low-frequency (KHz) input applications.
- Accepts $\geq 0.1V$ reference signal input voltage
- Very low Jitter and Phase Noise (30-70ps Pk-Pk typical)
- Input Frequency: 32.768kHz
- Output Frequency: 12MHz / 24MHz
- Single 1.8V ~ 3.3V, $\pm 10\%$ power supply
- Operating temperature range from -40°C to 85°C
- Available in 6-pin DFN, SOT23, and SC70 GREEN/RoHS compliant packages.


DESCRIPTION

The PL611s-52 is a low-cost general purpose frequency synthesizer and a member of PhaseLink's PicoPLL™ family. Designed to fit in a small SOT23, SC70, or DFN package for high performance applications, the PL611s-52 accepts a low frequency 32.768kHz Reference input and generates a selectable 12MHz or 24MHz output with the best phase noise, jitter performance, and power consumption for handheld devices and notebook applications.


BLOCK DIAGRAM



DFN-6L
(2.0mmx1.3mmx0.6mm)



SC70-6L
(2.3mmx2.25mmx1.0mm)



SOT23-6L
(3.0mmx3.0mmx1.35mm)

PACKAGE PIN ASSIGNMENT

Name	Pin #			Type	Description						
	SOT	SC70	DFN								
VDD	1	3	3	P	VDD connection.						
FSEL	2	2	2	P	Frequency Select (FSEL) Control. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>State</th> <th>CLK0 Output</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>12MHz</td> </tr> <tr> <td>1 (default)</td> <td>24MHz</td> </tr> </tbody> </table>	State	CLK0 Output	0	12MHz	1 (default)	24MHz
State	CLK0 Output										
0	12MHz										
1 (default)	24MHz										
FIN	3	1	1	I	Reference input pin.						
LF	4	6	6	I	Loop Filter input pin.						
GND	5	5	5	P	GND connection						
CLK0	6	4	4	O	Selectable 12MHz or 24MHz output						

1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock

APPLICATION RECOMMENDATIONS FOR PL611s-52

PL611s-52 accepts a reference input of 32.768kHz and produces a 12MHz or 24MHz clock output as shown in diagram '1', below. However, to save costs in consumer product system designs and for greater area optimization, it is possible to use the XOUT of the RTC crystal (32.768kHz) as the reference input to the PL611s-52, as shown in diagram '2', below.




Diagram '1'




Diagram '2'

Note: An AC Coupling Cap may be required if RTC Clock amplitude is too small.


PCB LAYOUT CONSIDERATIONS FOR PERFORMANCE OPTIMIZATION

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to PL611s-52 as short as possible, as well as keeping all other traces as far away from it as possible.
- When a reference input clock is generated from a crystal (see diagram above), place the PL611s-52 'FIN' as close as possible to the 'Xout' crystal pin. This will reduce the cross-talk between the reference input and the other signals.
- Place the Loop Filter (LF) components as close to the package pin of PL611s-52 as possible.
- Place a 0.01μF~0.1μF decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.
- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a

transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than 50Ω impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.

- Please contact PhaseLink for additional applications support.



DFN-6L Evaluation Board

1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock

GUIDELINES FOR EXTERNAL COMPONENT SELECTION

For the optimum performance, accurate external loop filter components must be selected. A general guideline for selecting these components based on the input frequency is shown in the below table.

Input Frequency	Capacitor Value	Resistor Value
32.768kHz	6.8nF	56KΩ

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V_{DD}	-0.5	7	V
Input Voltage Range	V_I	-0.5	$V_{DD}+0.5$	V
Output Voltage Range	V_O	-0.5	$V_{DD}+0.5$	V
Soldering Temperature (Green package)			260	°C
Data Retention @ 85°C		10		Year
Storage Temperature	T_S	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Frequency (FIN)	Reference Clock Input		32.768		kHz
Output Frequency	@ $V_{DD} = 3.3V$		12/24		MHz
Settling Time	At power-up (after V_{DD} increases over 1.62V)			2	ms
Input (FIN) Signal Amplitude	Internally AC coupled	0.1		V_{DD}	V_{pp}
Output Rise Time	15pF Load, 10/90% V_{DD} , Low Drive, 3.3V		5	7	ns
Output Fall Time	15pF Load, 90/10% V_{DD} , Low Drive, 3.3V		5	7	ns
Duty Cycle	$V_{DD} / 2$	45	50	55	%

1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock
DC SPECIFICATIONS


PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	I _{DD}	@ V _{DD} = 3.3V, 12MHz, load = 15pF		2		mA
Operating Voltage	V _{DD}		2.97	3.3	3.63	V
Output Low Voltage	V _{OL}	I _{OL} = +4mA			0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4mA	V _{DD} - 0.4			V
Output Current, Low drive	I _{OSD}	V _{OL} = 0.4V, V _{OH} = 2.4V	4			mA

1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock

PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)


SOT23-6 L

Symbol	Dimension in MM	
	Min.	Max.
A	1.05	1.35
A1	0.05	0.15
A2	1.00	1.20
b	0.30	0.50
c	0.08	0.20
D	2.80	3.00
E	1.50	1.70
H	2.60	3.00
L	0.35	0.55
e	0.95 BSC	




SC70-6L

Symbol	Dimension in MM	
	Min.	Max.
A	0.80	1.00
A1	0.00	0.09
A2	0.80	0.91
b	0.15	0.30
c	0.08	0.25
D	1.85	2.25
E	1.15	1.35
H	2.00	2.30
L	0.21	0.41
e	0.65BSC	



DFN-6L

Symbol	Dimension in MM	
	Min.	Max.
A	0.50	0.60
A1	0.00	0.05
A3	0.152	0.152
b	0.15	0.25
e	0.40BSC	
D	1.25	1.35
E	1.95	2.05
D1	0.75	0.85
E1	0.95	1.05
L	0.20	0.30



1.8V-3.3V PicoPLL™ 32K Input, MHz Output Clock

ORDERING INFORMATION (GREEN PACKAGE COMPLIANT)

For part ordering, please contact our Sales Department:


47745 Fremont Blvd., Fremont, CA 94538, USA

Tel: (510) 492-0990 Fax: (510) 492-0991

PART NUMBER

The order number for this device is a combination of the following:

Part number, Package type and Operating temperature range



Part Number/Order Number	Marking†	Package Option
PL611s-52-XXXGC-R	XXX	6-Pin DFN (Tape and Reel)
PL611s-52-XXXUC-R	XXX	6-Pin SC70 (Tape and Reel)
PL611s-52-XXXTC-R	DXXX	6-Pin SOT-23 (Tape and Reel)

† Note: 'XXX' designates marking identifier that could be independent of the part number.

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.